Design analysis and performance of a 2.5 kVA pulse-width-modulated static inverter by Gourash, F. & Birchenough, A. G.
DESIGN ANALYSIS AND 
PERFORMANCE OF A 2.5 kVA 
STATIC INVERTER 
PULSE-WIDTH-MODULATED 
by Francis G o u r d  and Arthur G. Birchenough 
Lewis Research Center 
CZeveZand, Ohio 
NATIONAL AERONAUTICS AND SPACE ADMINISTRATION'  WASHINGTON, D. 
https://ntrs.nasa.gov/search.jsp?R=19700009681 2020-03-23T19:26:05+00:00Z
TECH LIBRARY KAFB. NM 
9. Security Classi f .  (o f  th is  report) 
Unclassified 
2. Government Accession No. I 1. Report No. NASA TN D-5586 
DESIGN ANALYSIS AND PERFORMANCE O F  A 2 . 5  kVA 
4. T i t l e  ond Subt i t le 
PULSE- WIDTH-MODULATED STATIC INVERTER 
20. Security Classi f .  (of th is  page) 
Unclassified 
7. Authods) 
Franc i s  Gourash and Arthur  G. Eirchenough 
9. Performing Orgonizotion Name and Address 
Lewis Resea rch  Center 
National Aeronautics and Space Administration 
Cleveland, Ohio 44135 
2. Sponsoring Agency Nome ond Address 
National Aeronautics and Space Admini s t  r a t  ion 
Washington, D. C.  20545 
3.. Recipient’s Catalog No. 
5. Report Dote 
February  1970 
6. Performing Organization Code 
8. Performing Organization Report No. 
E-5262 
10. Work Un i t  No. 
120-27 
11. Contract or Grant No. 
13. Type of Report and Per iod Covered 
Technical Note 
14. Sponsoring Agency Code 
5. Supplementory Notes 
16. Abstract 
Per fo rmance  and circui t  design analyses  of an experimental  pulse-width-modulated dc 
to  400-Hz three-phase a c  inverter  provide basic  design information. 
ra ted for  an output of 2. 5 kVA and u s e s  parallel-connected power t r ans i s to r s  with 
balancing r e a c t o r s  fo r  equal cu r ren t  shar ing and auxiliary circui ts  t o  provide fast 
switching and compensation f o r  the finite switching t imes .  
of the power s t age  is 86 percent  with a unity-power-factor load of 1 .5  kW, and 77.5 pe r -  
cent a t  the 2. 5 kVA, 0 .7  power factor,  full-load rating. Total  harmonic distortion of 
the sinusoidal output voltage is 6.  5 percent.  
The inverter  is 
The  measured  efficiency 
17. Key Words ( S u g g e s t e d  b y  A u t h o r ( s ) )  
Power conditioning High frequency 
Static inverter  High power 
Pulse  width modulation Light weight 
18. Distr ibut ion Statement 
Unclassified - unlimited 
DESIGN ANALYSIS AND PERFORMANCE OF A 2.5 k V A  
PULSE-W IDTH-MODULATED STATIC INVERTER 
by Franc is  Gourash and A r t h u r  G. B i r chenough  
Lewis Research Center  
SUMMARY 
The circuits and performance of an experimental pulse-width-modulated dc-to-ac 
static inverter a r e  described and presented as design information. The inverter oper- 
ates at a car r ie r  frequency of 7 . 2  kilohertz and produces a sinusoidal 400-hertz three- 
phase output of 120/208 volts. Paralleled power transistors with current balancing re -  
actors in a half-bridge circuit provide an output of 2. 5 kilovolt-amperes. Delayed 
turnon and fast turnoff circuits minimize current spikes because of the transistors'  
finite switching times. The inverter w a s  tested with a laboratory power supply pro- 
viding the high dc voltage required by the inverter and therefore the output voltage for 
these tes ts  w a s  not regulated. 
for dc-to-ac static inverters, and they showed that the paralleled transistors switched 
effectively at the high frequency rate  with equal load current sharing. The principal 
advantage of PWM is that only a small filter is required for a low-distortion sinus- 
oidal output voltage because the low-frequency harmonics a re  small and the high 
frequencies a r e  easily filtered. The peak efficiency of the power stages is 86 percent 
a t  a power output of 1. 5 kilowatts (power factor, PF = 1.0) and 77. 5 percent at 
2. 5 kilovolt-amperes (PF = 0.7). Circuit analysis indicates that the efficiency can be 
improved with refinements to the logic and power transistor drive circuits. 
output voltage can be  regulated from no load to  full load by controlling the inverter dc 
input voltage to  *20 percent of a nominal value of 185 volts. The power losses, size, 
use of integrated circuits. 
The performance tes ts  demonstrated that pulse width modulation (PWM) is feasible 
The ac 
weight, and criticality of adjustment to  the control circuits can be minimized by the 
INTRODUCTION 
Pulse width modulation (PWM) has been shown to provide a larger static inverter 
weight reduction than other techniques which synthesize sinusoidal voltages by various 
combinations of square wave voltages (refs. 1 and 2). This weight advantage was  first  
recognized in an inverter optimization study which resulted in a conceptual design of a 
high power, transformerless, three-phase, PWM inverter (ref. 3). An experimental 
model of this conceptual design w a s  developed and fabricated by TRW Equipment Lab- 
oratories under NASA contract NAS 3-6475 to prove its feasibility. But the design and 
performance of this model a r e  only partially reported in the literature because unre- 
solved problems in the converter stage prevented final testing and evaluation (ref. 4). 
quired by the inverter. Since this is an auxiliary function, only the high voltage dc-to- 
ac  inverter stage of the experimental model w a s  tested at the Lewis Research Center 
with a laboratory power supply in place of the converter stage. The circuit design and 
the analysis of the performance data from these tests are presented because the circuits 
and performance of the dc-to-ac inverter stage of this experimental model a r e  consid- 
ered fundamental to the PWM technique. The circuits and performance data also pro- 
vide a design basis for future PWM inverters of advanced designs. 
a sinusoidal three-phase output voltage of 120 to 208 volts at 400 hertz. 
verter stage operates with a car r ie r  frequency of 7 . 2  kilohertz, and the power transis- 
to rs  switching at this frequency a r e  paralleled to obtain the current rating. 
A brief description of the PWM technique and a complete description of the design 
and operation of the circuits of the experimental inverter model a r e  given. The tests 
a r e  described and the results a r e  analyzed from which conclusions a r e  drawn concern- 
ing the feasibility and performance of the inverter stage. The schematic circuit draw- 
ing and a list of the component parts of the inverter a r e  presented in figures 21 to 23 
at the back of the report. 
The converter stage raises  the level of the dc input voltage to the high voltage re- 
The experimental inverter model is rated for 2. 5 kilovolt-amperes and produces 
The PWM in- 
PULSE-WIDTH-MODULATION PRlNCl PLES AND OPERATION 
Pulse width modulation (PWM) is basically a sampling technique in which a modu- 
lating waveform, whose frequency corresponds to  the desired output frequency, is 
periodically sampled at a high frequency rate. The sampling frequency is generally 
much higher than the frequency of the modulating waveform and usually of a ratio of 
the order of 20: l .  The purpose of this sampling is to  produce a train of pulses with 
constant amplitudes but with variable pulse widths. 
tional to the amplitude of the modulating wave during the sampling interval in which it 
w a s  formed. 
then an amplified modulating waveform is recovered at the output by passing the pulse 
train through a low-pass filter circuit. The advantage of this technique is that a small 
lightweight filter can be used. This is possible because the frequencies to  be removed 
The width of each pulse is propor- 
The pulse train is raised to a usable power level by a power amplifier and 
I 
2 
from the pulse train are considerably higher than the fundamental frequency of the mod- 
ulating wave and are easily attenuated in a small filter. 
A fundamental method of producing the PWM waveform signal for static inverters 
is illustrated in figure 1. The modulating wave is the low frequency sine wave of fre- 
quency fm (fig. l(a)), and the high frequency sawtooth sweep wave of frequency f c  
(fig. l(b)) determines the sampling intervals T,. The two waveforms a r e  combined 
in a summing circuit and are then compared with a reference or a control voltage in an 
absolute level comparator circuit as shown in figure l(c). The comparator is an on-off 
device and is in the on state when the input voltage is greater than the control voltage. 
The intersections of the summed voltage waveforms with the control voltage therefore 
determine the widths of the pulses in the pulse train. The output of the comparator is 
the constant amplitude PWM signal waveform shown in figure l(d). This signal is am- 
(b) Sampling wave fre- 
quency f, and period T,. 
I I  
(e) Pulse-width-modulated 
output voltage at f i l ter  
i n p u t  
(c) Summed waves. 
(d) Pulse-width- 
modulated signal. 
Figure l. - Pulse width modulation. 
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plified further to drive a push-pull switching output power amplifier. The output voltage 
of the power amplifier is shown in figure l(e), and the sine wave voltage is illustrated 
by the dotted sine waveform. This sine wave voltage is obtained by filtering the PWM 
voltage. 
describes the degree of modulation of the PWM waveform and is defined by 
An important characteristic of a PWM wave is the modulation index. This index 
where M is the modulation index, Tc the time width of the sampling interval in sec- 
onds, and Ton the time width in seconds of the widest pulse in the pulse train. The 
conditions for modulation indexes of 0, 1.0, and 0.5 a r e  illustrated in figure 2. In fig- 
ure  2(a) the modulation voltage is zero and the intersections of the sweep wave with the 
control voltage produce a periodic pulse width Ton = Tc/2 and, from equation (l), a 
zero modulation index. This PWM signal results in a symmetrical square wave voltage 
of frequency fc  at the output filter and a zero output voltage after the filter. 
A modulation index of approximately 1.0 is illustrated in figure 2(b). The peak 
voltage of the sweep wave E, is equal to the peak-to-peak voltage of the modulating 
voltage IEm I ,  and the maximum pulse width Ton is approximately equal to  Tc. A 
high modulation index approaching 1 .0  is desirable from high efficiency and high output 
voltage considerations for static inverters. But from equation (1) this requires an ex- 
tremely narrow pulse of an infinitesimal time width at the negative peak of the modula- 
ting wave as illustrated in figure l(b). This narrow pulse is not practically attainable 
because of the limitations imposed by the switching characteristics of the high power 
semiconductors used in the output power stages. The finite switching time of even high 
speed switching semiconductors limits the modulation index to  a value less than 1.0.  
As an example, the narrowest pulse an exceptional power transistor with turnon and 
turnoff switching t imes of 1 microsecond can reproduce is approximately 5 microsec - 
onds. And this gives a modulation index of 0 .9  at a sweep frequency of 10 kilohertz 
where Tc = 100 microseconds. 
1 EL I = I Em/2 I = Ec/4 and Ton = 0.75 Tc. The relations illustrated in figure 2 imply 
that both the modulation index and the sine wave output voltage Eo sin wmt a r e  linear 
functions of the amplitude of the modulation voltage I Em 1, when Ec and V control a r e  
constant. 
A modulation index of 0. 5 is illustrated in figure l(c). For this condition 
4 
(a) M = 0; Ton = Tc/2; and modula- 
t ion voltage = 0. 
(b) M" L O;Ton T,; modulation voltage = lEmI s in  w,t; 
and IEc/21= 
--i Tc I-- 
(c) M = 0.50; Ton = 0. 75 T,; modulation voltage = 
IF( sin w,t; and IEc/41 = IEkl. 
Figure 2. - Conditions i l lus t ra t ing 0, L 0, and R 5 in- 
dices of modulation, M 
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PULSE-WIDTH-MODULATED DIRECT-CURRENT TO THREE-PHASE 
ALTERNATING -C U R RENT STAT1 C INVERTER 
The basic circuits required for the experimental model of the PWM dc to three- 
phase ac static inverter a r e  shown in block diagram form in figure 3. The complete 
inverter circuit consists of three separate but identical single-phase channels coupled 
through the 400-hertz, three-phase square wave signal generator circuit and the dc 
power supply and regulation loop. Each channel comprises one phase of the three- 
phase inverter and the three-phase square wave generator provides the 120' separation 
between phases. The 400-hertz sine wave modulating signals are derived from the 
square wave signals in the 400-hertz filter, and they are then combined in the summing 
amplifier with the 7.2-kilohertz sawtooth waveform voltages from the sawtooth genera- 
tor. The slicer i s  a differential amplifier level comparator that compares the summed 
waveforms with a control voltage to  produce the PWM signals. 
f. 
Figure 3. - Block diagram of pulse-width-modulatd (PWM) inverter. 
The PWM signals are amplified in the predrive circuit, and the drive circuit con- 
t rols  the switching of the power transistors in the power stage. The power stage is a 
half-bridge circuit with three parallel connected power transistors in each leg. Paral- 
lel transistors were required in this model because transistors with adequate voltage 
and current ratings for the power rating of this inverter were unavailable. A total of 
18 power transistors a r e  required for the three-phase power stages, and balancing 
reactors force equal current sharing among the three paralleled transistors. The out- 
put filter is an inductive capacitive (L-C) circuit with an air core inductor. This circuit 
6 
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filters the PWM voltage from the power stage to provide the 400-hertz s ine  wave output 
voltage. 
Feedback loops are provided for overload current control and for output voltage 
regulation. The overload control is a variable attenuator circuit which reduces the 
modulation voltage and therefore the ac  output voltage to limit the output current to  a 
safe level. Output voltage regulation is accomplished by sensing the average output 
voltage of the three phases and controlling the dc input voltage to each power stage. The 
regulator circuit can be of the buck-boost or series type for inverter applications where 
the peak ac output voltage is less than the dc power supply voltage. But for applications 
where the ac  output voltage is greater than the dc power supply voltage, a separate 
regulated dc-to-dc converter must be used to ra ise  the dc voltage level because the out- 
put stage of the PWM inverter is transformerless. The output voltage could be regu- 
lated by varying the modulation index, but a high index increases the efficiency, 'so 
varying the dc supply voltage is generally preferred. 
The experimental inverter described in this report requires a separate dc-to-dc 
converter because it w a s  designed to operate from a dc supply voltage of 56 volts and 
produce a 400-hertz, three-phase output voltage of 120/208 volts. This report, how- 
ever, describes the open-loop performance because the required dc high voltage to the 
power stages w a s  obtained from a conventional laboratory cic power supply and the feed- 
back loop for voltage regulation w a s  inoperative. The design details and performance 
of the circuits identified in the block diagram for the experimental inverter model are 
discussed in the following sections. 
* 
CIRCUIT DESCRIPTION 
T h  ree-Phase Square-Wave Generator 
The frequency and three-phase relations of the output a r e  determined by the outputs 
of the three-phase square wave generator. The operation of the basic subcircuits in 
the generator is described in reference 5. A temperature-stabilized astable multi- 
vibrator generates a 2.4-kilohertz square wave. This square wave is used as a trigger 
pulse for three flip-flop circuits connected as a divide by a s ix  ring counter. The out- 
put of each flip-flop is a 400-hertz square wave, and these three outputs are 120' out of 
phase with each other. A three input gate connected to the three flip-flop outputs checks 
and corrects the phase sequence. If the three outputs are not correct, then there is a 
time when all three outputs are high. The gate resets one of the flip-flops to zero 
whenever this occurs. 
and the 400-hertz outputs. 
Figure 4 shows the relations of the 2.4-kilohertz timing pulses 
(See figs. 21 to 23 for schematic diagrams of the circuits.) 
7 
On Timing pulse, 
Off 
2.4 kHz 
Time - 
Figure 4. - Pulse relations of 400-hertz generator. 
Overload Control 
A current sensing circuit is connected to the inverter output to protect the power 
stage transistors from excessive collector currents in case of overload or short cir-  
cuited output. The output current is limited by lowering the output voltage, which re- 
duces the current proportionally. Each phase is protected independently, and each 
maintains a low distortion 400-hertz sine wave while overloaded. 
The output voltage is reduced by lowering the modulation index. Figure 5 shows 
lRB RD r 
- *  J 
Rectifier and f i l ter  
Figure 5, - Overload control for  one phase. 
400-HZ 
input 
400-HZ 
output 
Ground 
the output current is sensed by the current transformer TA at the inverter output. 
The adjustable burden RA sets the secondary volts per primary ampere ratio. The 
secondary voltage is rectified and filtered to produce a dc voltage VA which is pro- 
portional to the output current. If this voltage exceeds the zener diode voltage V, 
8 
and the base emitter voltage of &A7 then QA conducts. 
The 400-hertz square wave from the three-phase generator is applied at the input 
of the overlmd control. If QA is not conducting, the output voltage is very nearly 
equal to  input voltage. If QA is conducting, the output voltage is reduced because of 
the voltage divider action of RD and QA. Reducing the output voltage reduces the 
amplitude of the modulating wave and therefore the modulation index and output cur- 
rent. 
mal regulated value when the overload is removed. To increase the response time of 
the circuit, the network consisting of RB, RC, DA, and DB biases point A to a 
value slightly below where QA starts conducting. 
It is obtained from the 400-hertz square wave by filtering out all the harmonics of the 
square wave except the fundamental. The filter used is an encapsulated subminiature 
telemetry filter. This is a passive unit with a 60-hertz bandpass and 40-decibel-per- 
octave attenuation. The 400-hertz sine wave out of the filter is distorted by less than 
1 percent. 
amplifier. 
sampling the 400-hertz modulating signal. The frequency of this sawtooth determines 
the carr ier  frequency, and for accurate modulation, the sawtooth should have a linear 
voltage rise with respect to time and a rapid voltage drop at the end of the cycle. Dis- 
tortions in the sawtooth waveform result in approximately equal amounts of low fre- 
quency distortion in the inverter output, before the output filter. 
In the circuit (fig. 6), timing capacitor CA is charged from a constant current 
L The output is reduced only enough to limit the current, and it returns to the nor- 
400-hertz filter. - A 400-hertz sine wave is required to generate the PWM signal. 
Most of this distortion is caused by the nonlinear loading ‘of the summing 
- Sawtooth _ _  generator. - The sawtooth generator provides the waveform used in 
Schmititrigger 
Figure 6. - Sawtooth generator. 
9 
source consisting of QA, RA, RB, Rc, and RD- Charging a capacitor with a con- 
stant current causes a linear voltage increase across  the capacitor. When the voltage 
VA decreases to V,, determined by DA, the Schmitt trigger (ref. 5) switches, thus 
turning on QB. Capacitor CA discharges through transistor Q,, reducing its voltage 
rapidly and resetting the Schmitt trigger for the next cycle. Transistor Qc is con- 
nected as an emitter-follower, whose emitter, the output, follows the capacitor voltage. 
Summing amplifier. - The sawtooth car r ie r  signal and the 400-hertz sine wave a r e  
combined in the summing amplifier. They are added linearly to produce the output 
shown in figure 7(a). Figure 7(b) shows one input applied to  the base of QA and the 
other input to the base of QB. Because of the large emitter resistors, the transistor 
currents are proportional to the input voltages. The collectors are tied to  a common 
collector load, so the voltage across  this resistor is Droportional to the sum of the 
1. 
(a) Output. 
-15" 
Carrier  
i npu t  sine wave 
input  
-Ground 
(b) Circu i t  diagram. 
Figure 7. - Summing amplifier. 
collector currents, and therefore the input signals. 
clipper, or voltage comparator. In this circuit (fig. 8(a)), the voltage VA is compared 
to the reference voltage VB, which is set  by the variable resistor RA. If VA is 
greater than VB, then QA conducts, QB turns off, Qc turns off, and the output goes 
to zero. If VA is less than Vg, then QA turns off and QB and Qc a r e  on, and 
Slicer amplifier. - The slicer amplifier is a high-gain differential amplifier and 
10 
c 
Summed 
signal 
inpu t  
(a) C i rcu i t  diagram. 
(b) Pulse-width-modulated (PWM) output. 
Figure 8. - Sl icer amplifier. 
the output voltage is nearly 15 volts. 
voltage symmetrically to provide a symmetrical PWM signal at the output. 
lation is completed at  this point. 
The resistor RA is adjusted to slice the input 
The modu- 
Figure 8(b) shows the PWM signal produced. 
Predrive. - The predrive circuit performs two functions: 
(1) It amplifies the PWM signal. 
(2) It generates turnon delay pulses which compensate for the noninstantaneous 
3 switching time characteristics of the power stage transistors (ref. 4). 
plies a push-pull signal to the two output transformers TA and TB. Transformer TB 
The circuit is shown in figure 9. 
is a linear transformer and therefore its secondary voltage is the PWM waveform. 
Transformer TA is a saturable transformer and is designed to  saturate after 10 micro- 
seconds. Its output therefore is a series of 10-microsecond pulses which occur each 
time the PWM signal switches. The pulse from TA delays the turnon of the power 
stage transistors. 
of the PWM wave. 
The amplifier operates in a switching mode and sup- 
t 
Figure 10 shows the relation of the delay pulse to  a typical section 
11 
PWM 
signal 
input 
Figure 9. - Predrive c i r c u i t  
Figure la -Turnon delay pulse. 
Drive circuit. - A common problem in bridge-type output stages is that the transis- r 
to rs  in both the positive and negative halves (fig. 11) of the power bridge circuits con- 
the power supply while switching. The short-circuit current spikes that result reduce 
the efficiency, and, if they exceed the collector current ratings of the power transistors, 
cause catastrophic failures. The short-circuit conditions result from the finite switch- 
ing characteristics of the power transistors (i. e., fall time and storage time delay dur- 
ing turnoff) and the response time of the drive circuits (ref. 4). The short-circuit cur- 
rents can be limited by the use of protective reactors (ref. 6), but, in the inverter, the 
12 
' I  
1 duct simultaneously during the switching interval, and thus they effectively short circuit 
1 1 
1 r, Power ’ transistor 
~ s; 
,. stage 
.4 
(b)  Base drive waveforms. 
Figure 11. - Drive c i r c u i t  
‘, 5 v  
* TA (to predrive) 
I 
IA e /TwyI 
delay pulse generated in the predrive circuit is used to delay the turnon of one side of 
the bridge until the other side is turned off. 
drive waveforms are shown in figures ll(a) and (b). 
ventional transformer coupling and inserts a 10-microsecond delay to allow the opposite 
supplied to the base to decrease the turnoff time and storage delay. This reverse cur- 
rent is adjustable to equalize the turnoif t imes of the paralleled transistors; otherwise, 
the slowest transistor would car ry  excessive peak currents. 
As shown in figure ll(a), drive power is provided by the 5-volt supply. Transistor 
QA is controlled by transformers TA and TB, and it switches base drive current to 
the paralleled power transistors. Whenever VT is positive QA is turned on, except 
The drive circuit and the resulting base 
The drive circuit used produces faster switching base drive waveforms than con- I 
? side of the bridge to switch off before beginning turnon. Also, a negative current is 
1 bases 1 
13 
- 
Tg (to predrive) 
-vT * 
DA Positive half of bridge 
& 
?: 
r 
' l  
Negative half of bridge 
1 * 
Drive Drive 
i 
I 
I 
I 
I 
I 31 / DD 
I 
Figure 12. - Power stage of one phase. 
DB 
To over- 
c u r r e n t  
control 
-*I- 
C A 
DC 
d 
200 v 
+ 
h t p u t  
3 
c 
ommon 
< 
-: -200 v 
Output f i l ter  
at the start of each positive pulse when TA produces a delay pulse. The delay pulse 
also turns on QB which connects the 7-volt supply to the transistor bases through the 
current limiting resistors RA, RB, and RC. Adjusting these resistors balances the 
turnoff times by unbalancing the base currents. 
Power stage and output filter. - The inverter output stage consists of three half- 
bridge circuits (one for each phase), each containing three paralleled transistors per 
leg, in order to provide sufficient current carrying capability. All phases a r e  fed 
from one center-tapped power supply, but each bridge output is connected to a separate 
14 
. . . ... . . . . . . .  
single section L-C filter. 
The complete diagram of one phase is shown in figure 12. 
Diodes DB and DC return the reactive currents from the load and output filter 
to  the supply, while DA and DD prevent reverse currents from flowing through the 
bridge. 
the paralleled transistors. At turnoff, these transformers a r e  not effective, but the 
drive circuit can be adjusted to equalize the turnoff t ~ e s  and therefore the currents 
during turnoff. 
off to a safe level for the transistors. 
Protective diodes and balancing reactors a r e  also included. 
The balancing transformers TA through TF force equal current sharing in 
I 
The zener diodes across  each transistor clip the voltage spikes at turn- 
t 
The output filter consists of an air core inductor LA and a capacitor CA in a 
simple L-section filter. It provides a 6-decibel-per-octave attenuation, giving a 15- 
decibel attenuation at the carr ier  frequency. 
lector currents and inverter output voltage waveforms. 
Figures 13(a) and (b) indicate typical col- 
. 
(a) Collector c u r r e n t  of Dower t rans is tor ,  
(b)  Output voltage. 
Figure 13. - Power t ransistor collector c u r r e n t  and output voltage waveforms 
for PWM converter. 
Experimental breadboard. - A breadboard to evaluate the performance was  built 
using natural convection heatsinks and hand wiring throughout. Figure 14 shows the 
general layout and locations of sections shown in the block diagram (see fig. 3). The 
large heatsinks used for the power stage each mounted a pair of power bridge transis- 
15 
-0 - r 5  and 7 V SUOO~V 
Figure 14. - Breadboard construction. 
to rs  and their associated zener protection. The control circuits through the predrive 
stage occupy the four vectorboards on the left side of the breadboard. Discrete com- 
ponents were used because integrated circuits were not readily available when the cir-  
cuit w a s  designed. 
the size by a factor of four quite easily. The vectorboard with the heatsink in the cen- 
ter of the breadboard is a dc-to-dc converter which supplies 5 and 7 volts for the drive 
circuits. 
Use of integrated circuit and printed circuit boards could reduce 
TEST PROCEDURES AND APPARATUS 
I# 
The circuit used to test the inverter is shown in figure 15. Power was obtained 
from commercial power supplies. The 15 volts required for the control circuits (zener t 
regulated separately for isolation) was obtained from the 56-volt supply. The 36-volt 
supply powered an internal dc-to-dc converter supplying 5 and 7 volts for the drive 
circuits. The inverter output was measured with 1/4-percent wattmeters and true 
r m s  voltmeters. The output current measurements, used only to set the load power 
factor, were made with panel meters. Power bridge input voltage w a s  read digitally. 
Input current measurements used 1/4-percent millivoltmeters and dc shunts. Clamp-on 
I s 
I' 
16 
2 0 0 v  : 
Common : 
-200 v : 
L 56V: 
Common : 
3 6 V  : 
Common : 
- 1  
I Ground :;re 
-200 v J 
4M) Hert 
output 56v } circuits 
Ground 
Figure 15. -Test setup. 
current probes were used for oscilloscope pictures and power consumption measure- 
ments in the control sections. A wave analyzer w a s  used for the harmonic analysis. 
Except where stated, all tests were run at a 112-volt ac output, with the index of 
modulation set  near 91 percent. 
ing, but the unit w a s  run as a three-phase system successfully. 
Single-phase operation w a s  used to  simplify the test- 
RESULTS AND DISCUSSION 
One of the advantages of PWM inverters over other switching inverters is the re-  
duction in output filter size. 
filter), computed by finding the r m s  value from the harmonic components listed in 
table I, is 120 percent, and the first component which exceeds 2 percent of the 400-hertz 
output (fundamental frequency) occurs at 5600 hertz. The second and third harmonics 
before the filter are only 2.0 and 0.4 percent of the fundamental, respectively, and are 
largely due to circuit nonlinearity. The car r ie r  frequency (see table I), which is 18 
t imes the fundamental 400-hertz output frequency, produces the largest single distortion 
component, 67 percent. 
which consists of a 1-millihenry inductor and 12-microfarad capacitor. 
component was reduced to less than 2 percent by the filter. Although large heavy air- 
core inductors were used, the total filter weight can be less than 25 pounds per kilowatt. 
The total distortion of the 400-hertz sine wave output waveform is 6.5 percent, calcu- 
lated as before from tables I and TI or figure 16. 
Total harmonic distortion at the bridge output (before the 
3 
* 
Figure 1 6  shows the spectrum at the output of the output filter 
The car r ie r  
1 
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TABLE I. - MAJOR COMPONENTS OF OUTPUT  VOLTAGE^ 
Frequency, 
Hz 
400 
800 
1200 
1600 
2000 
2400 
2800 
3200 
4400 
4800 
5200 
5600 
6000 
6400 
6800 
7200 
Harmonic percentage 
- 
Before 
filter 
. .  ~ 
100 
2 
.4 
.4 
.4 
.2 
.15 
.25 
.3 
.6 
1.7 
6 
17 
33 
33 
67 __ -. 
After 
filter 
100 
3 
5 
~ ~ -. 
. 5  
.2 
.1 
.03 
-__ -  
---- 
.03 
.I 
.25 
. 7  
1.2 
1.2 
1. 8 .- ___ 
Frequency, 
Hz 
7 600 
8 000 
8 400 
8 800 
9 200 
12 000 
12 400 
12 800 
13 200 
14 000 
14 400 
14 800 
15 600 
16 000 
16 800 
17 -. 200__- ... 
.- 
Harmonic percentage 
. -  
Before 
filter 
33 
33 
17 
6 
2 
5.4 
10.5 
15 
12 
13 
40 
12 
12. 5 
14 
6 
4 
~~ 
aHarmonics listed a r e  0.03 percent or more of inverter output 
voltage. 
TABLE II. - CARRIER FREQUENCY 
HARMONICS 
Frequency! 
21.6 
28.8 
36.0 
43.2 
50.4 
__ 
farmonic percentage' 
~ 
Before 
filtering 
67 
40 
30 
22 
16 
12 
9 
After 
filtering 
After 
filter 
0..8 
. 7  
.3 
.1 
.03 
.05 
.1 
. 13 
.1 
.09 
.25 
.08 
.07 
. 0 5  
.03 
---- 
~~ ~ 
k 
t! 
aHarmonic percentages computed 
with respect to 400- Hz output 
frequency. 
18 
100 
80 
60 
40 
fundamental I 
20 
1 ,  
10 
8 
6 
c 
0 
c 
c a, V
a, (I 
L 
4 
c c a,
c c 
0 V 2 
V 
c 0
.- 
E 
m 
I 
i 
t 
! ,  . 
1 
. 8  
.6 
.4 
. 2  
.1 
4000 8000 16 OOO 20 000 24 OOO 0 
Frequency. Hz 
I . - 1 ______. I I 
0 7.2 14. 4 2L 6 
Carr ie r  frequency, f, = 7.2 kHz 
Figure 16. - Harmonic content of output voltage. 
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Voltage regulation in this inverter is obtained by varying the dc supply input volt- 
age. Figure 17(a) shows the output voltage as a function of load for a constant input 
voltage. The voltage peaking evident at less than 200 volt-ampere loads with lagging 
power factors is caused by a resonance of the output filter capacitor with the load in- 
ductance. The dc power supply must be capable of producing 190 volts plus or minus 
approximately 10 percent for  complete regulation. Figure 17(b) indicates the input 
voltage required as a function of load. Because of the limits of the power supplies 
used, the data were taken with the inverter operating at 112 volts ac and a maximum 
of 700 volt-amperes per phase. Since all three phases operate from one dc supply, they 
cannot be regulated independently. Therefore, with unbalanced loads, the output volt- 
ages a r e  not balanced. If independent regulation is desired, either three separate sup- 
plies must be used, or the modulation indices should be varied, which would change 
the output voltages independently. 
95 I \ I  
200 
P 
L .- 
TJ 
190 
a D m c- 
180 
c 
3 cz  - 
170 
160 
Output power, VA 
(b) Input voltage (Ein) required for constant ac output voltage, Eout, 
Figure 17. -Voltage regulation. 
112 volts ( l i ne  to neutral). 
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.. _ _ ~  .. . . . .- .. 
Power output stage. - This inverter used three transistors in parallel per leg, with 
forced current sharing derived from the balancing transformers mentioned earlier. 
Collector currents were balanced within 5 percent by use of these transformers, but the 
switching speed adjustment, necessary to prevent excessive collector currents, w a s  
difficult to adjust properly and required readjustment with component aging. The col- 
lector emitter voltage w a s  410-volt peak PWM wave. A typical collector current wave- 
form for a resistive load was  shown in figure 13(a). A comparison with figure 18 re- 
veals the negligible effect of a lagging power factor load. 
Figure 18. - Output transistor collector cu r ren t  with 0.7 power factor lagging 
load. 
The power stage with parallel transistors was  found t o  be reasonably efficient as 
is shown in figure 19. At the rated load of 2. 5 kilovolt-amperes (582 W per phase at  
0.7 power factor), the efficiency was  77.5 percent. Figure 19 shows that the maximum 
Efficiency, ' O r  Power factor percent 
s; 75 
U c a,
U 
.- 
/p$ load and rated power 
65 lp 
0 180 200 300 400 500 600 700 800 
60 
Power output, Wlphase 
F igure 19. - Power stage efficiency as funct ion of power ou tpu t  Out- 
p u t  voltage (ac) Eout, 112 volts; frequency, 400 hertz. 
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efficiency for unity power factor load is 86 percent, and this occurs from 425 to 500 
watts per phase. These tests were run at 112 volts ac  output; a higher output voltage 
would have resulted in a higher efficiency. 
Losses could be reduced considerably with faster transistors and larger more ef- 
ficient output filter inductors. The efficiency shown is for the power output stage and 
filter only and excludes the drive and control circuit losses. These losses a r e  pre- 
sented in a later section. 
Each phase was tested at 112 volts ac  output, and a maximum of 700 volt-amperes 
per phase because available power supplies could only supply 202 volts. With 210- 
volt supplies (the maximum which is limited by zener diodes around the power transis- 
tors),  the 117-volt ac 2.5 kilovolt-ampere three-phase rating would be obtainable ac- 
cording to calculations. The maximum output current is limited by the collector cur- 
rent ratings or the inverter's internal impedance which reduces the output voltage with 
large loads. 
Because the output stage is directly coupled to the load, there is a possibility of a 
dc component in the output due to modulator unbalance. The dc component could be 
controlled to  a low level (less than 1 V) quite easily with the balance adjustment, or  
could be eliminated by adding an isolation capacitor at the inverter output. 
inate the need for paralleling because higher current transistors a r e  available at the 
lower voltage rating. The most common ser ies  arrangement is the full-bridge circuit 
using four transistors. The voltage requirements are then halved, allowing the use of 
faster, higher gain, and higher current transistors. The disadvantages are a more 
complex drive circuit and a separate isolated dc supply for each phase. 
drive current, is an important factor in the power stage efficiency. 
used in this inverter increased the efficiency approximately 4 percent over a simple 
transformer coupled base drive (ref. 4). Drive circuit power consumption increases 
slightly though, and the circuit is more complex. 
drive circuit, a small  converter was required in this inverter to supply the drive and 
turnoff power. 
could have been obtained more efficiently from a proportional feedback current trans- 
former connected in the output stage. Drive current would then be proportional to the 
load current, thereby increasing the efficiency at low output power. 
The transistor turnoff circuitry required only 2 watts per phase and reduced the 
turnoff time to one-fifth the time measured with transformer coupling. Also, turnoff 
t imes of several different transistors can be equalized by adjusting a single resistor for 
each transistor. 
Employing a ser ies  connection of high current transistors in the bridge could elim- 
Drive circuit analysis. - Output transistor switching speed, a function of the base 
The drive circuit 
.. 
Besides the added components in the 
Drive current w a s  1.35 amperes at 5 volts fo r  each leg of the bridge. Drive power 
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Control circuit. - When the inverter w a s  designed, integrated circuits w e r e  not 
readily available. Therefore, although the inverter operates acceptably, the power con- 
sumption (34 W) and the size (see fig. 14) of the control section a r e  somewhat larger 
than desired. The use of integrated circuits would reduce the size and power drain and 
generally increase the reliability. Figure 20 illustrates one possible system where in- 
tegrated circuits are used to replace various blocks in the discrete system. 
Flip-flop 
2.4-kHz clock Ring counter Overload control 400-Hz f i l t e r  Modulator Power booster 
- Gain control - Low pass f i l t e r  
Flip-flop 7 - m  
Predrive 
t rans-  
formers 
Gain control - Low pass f i l t e r  
1 
I 
I 
c Flip-flop -c 
/f;r 
Figure 20. - Integrated c i r cu i t  logic system. 
Gain control Low pass f i l ter  - 
An operational amplifier is connected as a multivibrator to generate the 2.4- 
kilohertz square wave. 
this time the entire ring counter and phase sequence gate require just three parts. The 
original overload controls and 400-hertz fi l ters can be used, although integrated circuit 
automatic gain control circuits and active fi l ters may also be usable. Another opera- 
tional amplifier is connected in a multivibrator connection to generate the sawtooth 
carrier, and only one operational amplifier per phase performs the slicing and clipping 
functions. A hybrid booster would then take the place of the predrive amplifier, and 
the only added complication would be the need for kl5-volt supplies. An added advan- 
tage is that the inherent matching of monolithic devices would eliminate some of the 
balance adjustments. 
The square wave is divided by a ring counter as before, only 
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CONCLUDING REMARKS 
A three-phase 2.5 kilovolt-ampere breadboard inverter w a s  built to investigate the 
operation of a pulse-width-modulated (PWM) inverter. The test results and circuitry 
provided the basis for this report. 
power frequency, only a small  low loss output filter is required for a sinusoidal wave 
1 shape. Tests herein showed approximately % percent total harmonic distortion, but 
this could easily be reduced with a minimal increase of filter size. 
of the PWM circuits and unbalances of power transistor switching. It is important to 
minimize these effects since the small high frequency output filter does not attenuate 
low frequency harmonics. 
factor load. The efficiency at rated output is 77.5 percent, and it can be increased with 
further circuit improvements and optimization. 
Careful balancing the PWM circuits is necessary to  prevent a dc component of cur- 
rent flowing in the ac  power output. Integrated circuits can assist in reducing the un- 
balance. 
Regulation of the inverter ac  output voltage can be achieved by controlling either 
the modulation index or the dc input voltage. But control of the dc voltage results in a 
higher efficiency. Control requirements for a 0.7 lagging power factor load for this 
inverter a r e  i10 percent of a nominal dc voltage of 190 volts. Closer output regulation 
tolerances for unbalanced loads can be obtained with separate dc voltage regulators for 
each phase. 
The advantages of the half-bridge power circuit a r e  that it requires fewer transis- 
to rs  and provides a three-phase four-wire output from a single dc supply. A limitation 
is that it requires high voltage transistors, which may not readily be available with high 
current ratings. 
A full-bridge circuit requires more transistors but the required voltage rating is 
only half of the rating required for the half-bridge circuit. This is an advantage with 
regard to transistor availability and tradeoffs among voltage, current, and switching 
speed characteristics. 
The delayed turnon and fast turnoff circuits for the power transistors minimized 
short-circuit current surges and provided fast switching with lower power loss. 
Standard digital and linear integrated circuits reduce the size, power consumption, 
Since the car r ie r  frequency of the PWM inverter is much higher than the output 
Harmonics of the 400-hertz output power frequency can result from nonlinearities 
The peak measured efficiency of the output stage is 86 percent at a unity power 
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and complexity of the low level circuits. They also reduce the balancing problems of 
these circuits. 
Lewis Research Center, 
National Aeronautics and Space Administration, 
Cleveland, Ohio, 
120-27. 
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400 Hz f i l t e r  
R48 c2== 
C R E - r '  R3 -
+,, 
Summing  network 
I' 
+ 
.: 
C u r r e n t  references and attenuator 
From fig. 23 R6 
From r i n g  counter  
--..... 
R46 
- 
Reference designation 
'C1 
- 
- c 2  
C6 
C8, C9 
%lo. c11 
CR1 to CR4, CR14 
CR5 
%R6, CR7, CRlO, C R l l  
"CR8. CR9 
CRlZ. CR13 
"F i l ter  1 
Q 1  to 97, 49, 410. 411 
"Q8 
'QU. QU 
R 1  
R2 
R3, R14, R25, R32 
R4, R33, R37, R38 
R5, R6, R19, R30 
R7, R31, R34, R41 
c 3  to c5, c 7  
RE, R12, R28 
R9. R11 
Parts not o n  JPL SDec 
- 
Descript ion 
6. 8pF, 20 V, 20% 
580pF. 15V. 2U% 
0. l p F ,  150 V. IWb 
RWlZpF. 5 5 V  
1OOpF. 20 V. 20% 
Si l icon diode, 175 V, 5 W  mW 
Zener  diode, 5. 1 V. 4 W  mW. 
Si l icon diode, 3 A, 2OOV 
Zener  diode, 39 V. 1 W. 5% 
Zener  diode, 15 V. 10 W, 5% 
400-Hz f i l ter ,  band pass 
Si l icon t rans is tor ,  30 V. 
800 mA 
Si l icon t rans is tor ,  40 V, 
600 mA 
Si l icon t rans is tor ,  60 V. 7 A .  
Dar l ing ton  
2W R 1, 1 W w i r e  wound 
68 Q i W ,  5% 
2700Q 'W, 5% 
47W Q 7 W, 5% 
22 WO Q 1 W, 5% 
0.33pF. 150V. 10% 
5% 
Y 
T 
Q 1 w, 5% 
10 wo Q 1 w, 5% 
27 MI Q 1 W, 5% 
ZPP-2051-PPL-F. 
% 
14 
L 1  
7 
L 
I I 
9 
R9 
R II 
i"t 
R 1  
Type o r  par t  
number  
150D685X0020B: 
llZD587C7015Pl 
617G3349L 5W2 
671GlW9L 5W2 
DM-19-122J 
150010X002052 
1N4856 
1N75IA 
UTR-3320 
1N3034B 
lN2979B 
MNF. 4 
!N2222 
!N29W 
!N3230 
R 14 
Manufac ture  
Sprague 
Sprague 
Good-All 
Good-All 
Arco-Elmenc 
Sprague 
Fai rch i ld  
Motorola 
Unitrode 
Motorola 
Motorola 
UTC 
Motorola 
Motorola 
RCA 
B o u r n s  
I R C  
I R C  
I R C  
I R C  
I R C  
I R C  
I R C  
adjust 
I - -  
Fromf ig .  23d 
sawtooth 
generator 
F igure  21 -Log ic  for  each 
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Slicer 
GET-] 
GBT-; 
GET-4 
D r i v e r  
. .- 
I R C  
I R C  
I R C  
Reference designation 
R 10 
Rl3, R17 
R15. R16 
R 18 
R20. R24 
R21 
R22 
R B  
R26, R27 
R29 
R35, R36 
R39. R40 
'R42 
R43 
*R44 
R45 
-T 1 
ST2 
R46 
R47 
R48 
R49 
R M  
Par ts  n o t  o n  JPL Spec. 
Descript ion 
-3 ooo Q 4 w, 5% 
47 wo Q 1 w, 5% 
3900 Q 9 w. 5% 
2200 Q 1 w. 5% 
1200 Q 1 w, 59. 
2wo Q 3 w, 5% 
20 OOO Rpot, 1 W w i r e  wound 
6800 Q 1 W. 5% 
15W Q W, 5% 
10 ow R pot, 1 W w i r e  wound 
680 Q 3 W, 5% 
47 Q 8 w. 5% 
30 Q 25 W. 1% 
65 Q 50 W. 1% 
Saturable t rans former  
Dr ive  t rans former  
2.5 Q 5 w. 1% 
75 Q 5 w, 1% 
2200, 1w. 5% 
3 0 0 n p o t .  1 w  
330 Q 1 W, 5% 
330 Q 10 W. 1% 
39 Q 1 w. 5% 
ZPP-2051-PPL-F. 
328OW-1-203 
G B T - ~  
GET-; 
GBT-; 
GBT-; 
GBT- 4 
328OW-1-103 
G B T - ~  
GBT-) 
MC-250 
NS-5 
RHM-50 
5A-50 
0305710 
8305711 
GET-1 
32801-1-501 
GET-] 
RHM-10 
GET-1 
Type or part I Manulactu: 
number  
B o u r n s  
I R C  
I R C  
I R C  
I R C  
I R C  
B o u r n s  
I R C  
I R C  
Cal-R 
Dale 
Dale 
Cal -R 
TRW 
TRW 
I R C  
B o u r n s  
I R C  
Dale 
I R C  __ 
"I' 
Tofig. 22 
c 10 
Ground -
phase c4 PWM stat ic inverter. 
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Drive X'F 
T21fig 211 
Description 
Three IWpF, 20V. 1Qcapaci- 
tors i n  oarallel 
c 
7 V dc input 
Type or  part 
number 
1 M D W 9 b S 2  
- 
~ 5 .  C6 
CRl to  CRlO 
CRII, C R E  
'CR13 to CR24 
CR25 to CR30 
"31 to CRY 
CR43. CRU 
k<->yg?+  
Drive X'F Tzlfig. 21) 
~. 
V5@, 2 m v a c .  1Q 333P14 
60pF. 2m V ac. 10  333P13 
Four 4@, 300 V. 1Q capacitors 260P4059517 
Diode. 1WV. 250 mW. fast 
Zenerdiode. 27V. 1 W .  5% Ud3U308 
Oiode. 3 A. 2OOV. fast re- 
Zener diode. 10 V. 10 W. 5% 
Zener diode. 400 V. 10 W. 2% 
(two 200 V diodes i n  series1 
Diode. E A. 4 0  V. fast 
recovery 
in parallel 
recovery 
IN916 
UTR-3320 
I N N 4 8  
50MZWZBZ 
1N3888 
covery 
Reference 
designation F 'C1 to c4 Manufacturer Sprague 
Sprague 
Sprague 
Sprague 
Fairchiid 
Motorola 
Unitrode 
Motorola 
Motorola 
Hughes 
28 
Figure Z - Power stage schematic of one phase for  a 
CRO 
Reference 
designation 
‘CR45 to CR46 
V l t o F 6  
‘L1 
‘Ql top6  
1 rl 
Descriplion 
Diode. U A. Ma V. fast 
recovery 
4 A f u s e  
Filter inductor 
Transistor, 5 A, Hx) V, 
select* Vceslses)” V 
‘99, Q M  
‘911. QY 
~ i t o ~ 4  
R5.R6 
R7, RB 
RP. R10 
‘R11bRL5 
‘R17bRZ2 
‘Tl toT6 
-17 
I ‘97, 98 Transistor. I A .  MIV. I Darlington 
Transistor. 5 A. MI V 
Transistor. 25A. MIV 
4 7 ~ l w . ~  
E 2 Q j W . H  
l W Q  1.. H 
150 Q 1 W, 5% 
2 Q  5W, 1% 
10, 5W. 1% 
Balancing reactor 
Current transformer 
:R45 
c 5  
.To current 
reference 
and a l tenua 
CR46 
Type of part 
number 
479M 
A25X4 
305897 
DTS-0710 
lselected. 
RR7511 
2N3230 
2N2657 
2N3264 
G B T - ~  
GBT-8 
G B T - ~  
GBT-l 
NS-5 
NS-5 
305896 
305898 
Manufacturer 
Westinghouse 
~ 
Chase-Shawmu 
TRW 
Deico 
RCA 
Minneapl is-  
Honeywell 
ISol i tmnl 
RCA 
IRC 
IRC 
1RC 
1RC 
Dale 
Dale 
TRW 
TRW ___ 
2 W V h  
cnnyerler 
-fmm dc lo& 
- 
115 v 
4m cps 
output 
T 
C6 
-2W V dc 
converter 
d from dc to h 
three-phase, 2 5 kiiowil-ampere PWM sMic  inverler. 
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To c u r r e n t  reference and attenuator (to f i g  211 
E00226X0015B2 
DM-19-122J 
617G273915W2 
617G2229L 5W2 
DM-15-221J 
Reference 
designation 
c1, c 2  
c3. c4. C8, c9. 
CU, C14 
Sprague 
Arco-Elmenco 
Gwd-All  
Gwd-All  
Arco-Elmenco 
C5, C6, C10. C11. 
C15. C16 
'C7, C12. C17 
C18 
C 19 
c20 
c 2 1  
C 2  
'CZ3 
C24 
C25 to C30 
C R l t o  CR7, CRlO 
to CR19 
CR8 
CR9. CR24 
CR20, CR21 
C R Z  
C R B  
a 0012 pF, 500 v 
470 pF. 300 V 
Sil icon diode, 100 V. 250 mW 
Zener diode. 3.6 V. 4w mW, 5% 
Zener diode, 8.2 V. 400 mW, 5% 
Sil icon diode, 175 V. 500 mW 
Zener diode, 4.3 V. 400 mW, 5% 
Zener diode, 15 V. 10 W, 5% 
Sil icon transistor, 30 V, 800 mA 
Silicon transistor, 40 V. 600 mA 
3 7 0  Q h W. 1% 
!6 700 Q W, 1% 
)30 Q f W, 5% 
i 1 0 W Q  j w .  5% 
15W Q 4 W. 5% 
12w Q, ; w. 5% 
I800 Q ; w, 5% 
' 2 1 W Q ; w . w  
!2woQ ;w, 1% 
ZPP-2061-PPL-F. 
Q l toQlO,  Q12 
to 915 
DM-19-WJ 
DM-E-471J 
lN916 
lN747A 
1N756A 
lN435B 
1N749A 
IN29798 
2N2222 
2N29M 
MEC T-0 
MEC T-0 
GBT-,! 
GBT-I 
GBT-; 
G B T - ~  
GBT-i 
G B T - ~  
MEC 1-0 
' Q l l  
R1. R5 
R2, R4 
13  
16. R7 
18. R9. R37, R39 
Arm-Elmenc 
Arco-Eimenc 
Fairchi ld 
Motorola 
Motorola 
Fairchi ld 
Motorola 
Motorola 
Motorola 
Motorola 
IRC 
IRC 
IRC 
I R C  
IRC 
IRC 
IRC 
IRC 
IRC 
?lo, R11, R19, R20, 
112, R U .  R21, R22. 
?14, R15. R23, R24, 
R28, R29. R% 
R30. R31, R38 
R32. R33 
Description 
R OlpF, 150 V, 5% 
470pF, 3W V 
a ~ y 7  IF, 500 v 
22pF. 15 V, 2W 
R 0012 IF, 5 W  V 
a c e 7 p ~ ,  EOV. im 
R My2pF. EO V. 107. 
220 pF. 500 V 
I I 
68 pF. 5W V OM-15-680J Arco-Elmeni 
4.7pF. 35 V, 20% 150D47%0035B2 Sprague 
30 
Figure 23. - Lcgic common to al l  
Star t  preference checkout 
7 
Phase C 
Ring counter 
1 
I I  ~ 
R20): , R28 R29 R55j: R37j: R%): 
- - CR19 
R21 R22 
Q7 
- - -  
C l 5  C l 6  
I I I I 
I 
Sawtooth generator 
R52 f 
Reference 
designation 
R18, R27, R36 
R41. R51, R57 
R42, R43 
RM 
R45, R49 
R46. R50 
R47. R55 
R43 
R 52 
R53 
R54 
Description 
220 Q ) w. 5% 
22w Q, ; w, 5% 
l W o Q , ) W ,  5% 
4 7 m Q  i w ,  5% 
l O w a Q ,  j w ,  5% 
3 3 w  Q, 3 w. 5% 
1wwaQ,;w, 5% 
47 Q, 1 w. 5% 
5wo Qpt, 1 W wi re  wound 
4703 Q 1 W, 5% 
330Q low, 1% 
~ y p e  or  par i  
number 
GBT-j 
GBT-j 
G B T - ~  
GBT-j 
GBT-) 
GBT-; 
GBT-) 
GET-; 
328GW-1-5@ 
GET- 1 
RHM-10 
Manufac ture  
- 
IRC 
IRC 
I R C  
Bourns  
I R C  
I R C  
I R C  
I R C  
I R C  
I R C  
Dale 
=+-.- 
R53 
C23 
Phase Sawtooth out E::::: Z 1 :to fig. 211 
I 
Ground 
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